IP Store

Wireless PHY 802.11a Wi-Fi RX Cellular PHY 5G NR SSB RX LDPC Decoders 5G NR · Wi-Fi · CCSDS Entry-level NR LDPC encoder · decoder candidates LTE Turbo Decoder 3GPP channel decoding Viterbi Decoder convolutional FEC DSP Pipelines FFT · FIR · DDC/DUC Trading Systems limit order book Quantum LDPC in development

Services Python2Verilog Insights About Contact 中文

YOUR CONFIGURATION

Configure your IP licence.

Tell us what you need. We confirm the exact scope and price before payment.

IP core

Candidate build profile

Release review is required before any invoice or delivery.

Delivery preference

Your name

Company

Work email

Target FPGA or board

Design tool and version

Code mode, rate and required options

Application, acceptance requirements and deadline

Your role (optional)

Licence budget (optional, include currency)

Integration deadline (optional)

I understand this is a configuration and purchase request. Scope, licence, price and delivery are confirmed before payment.

We use your details to respond to this request.

Your next step

No card is required to evaluate. We review configuration and licence terms before providing a Stripe-hosted payment page. IP delivery follows verified payment and the agreed licence.

Return to the IP Store

Prefer email? hello@algosilicon.com

Python2Verilog software, FPGA IP cores, and engineering services for traceable hardware delivery.

Product specifications

Wireless PHY Cellular PHY LDPC Decoders Entry-level NR LDPC LTE Turbo Decoder Viterbi Decoder DSP Pipelines Trading Systems Quantum LDPC

Company

Services Python2Verilog Technology Insights About Contact

Language

English 中文

AlgoSilicon Ltd is a company registered in England and Wales, company number 17277873. Registered office: 71-75 Shelton Street, Covent Garden, London WC2H 9JQ, United Kingdom.
© 2026 AlgoSilicon Ltd. All trademarks are the property of their respective owners. Performance figures are measured on the stated device and tool version; figures marked TARGET are design goals not yet validated by implementation.